Abstract-The performance and reliability of deposited gate oxides for thin film transistors (TFT's) has been studied as a function of rapid thermal annealing (RTA) conditions. The effect of temperature ranging from 700 to 950 C and the annealing ambients including oxygen (O 2 ); argon (Ar), and nitrous oxide (N 2 O) is investigated. Improvement in charge to breakdown (Q bd ) is seen starting from 700 C, with marked increase at 900 C temperature and above. The N 2 O and Ar ambients result in higher Q bd compared to O 2 ambient and we attribute this to reduced interfacial stress. Fourier Transform Infrared spectroscopy (FTIR) is used to qualitatively measure the stress. The bias temperature instability is decreased by RTA. The TFT characteristics are significantly improved with RTA gate oxide. The RTA-Ar anneal at 950 C results in the lowest trap density in TFT's as measured from charge pumping technique.
I. INTRODUCTION
T HE thin film transistor (TFT) processing for active matrix liquid crystal displays (AMLCD's) [1] and for high density static random access memories (SRAM's) [2] , typically requires low thermal budget. In the case of AMLCD's, the strain point of the glass substrate [3] limits the thermal budget, and in the case of high density SRAM's, the source/drain junction depth of bulk transistors [4] is the limiting factor. Rapid thermal processing (RTP) is very attractive due to the low thermal budget and short processing time involved. RTP has been demonstrated in TFT processing for recrystallization of amorphous Si films [5] . The deposited gate oxide for TFT's is typically densified at a low temperature ( or 600 C) for several hours in oxidizing and inert ambients. However the low temperature annealed oxides have significantly lower [6] . Although the could be significantly improved by argon annealing at 1000 C for 20 min [6] , the TFT processing can not accommodate such a high thermal budget. At the same time, it is desirable to anneal the gate oxide at higher temperature because it reduces the stress in the oxide by viscoelastic relaxation [7] and also helps to diffuse out the hydrogen in the oxide [8] . Both these effects improve the reliability of the oxide. In this paper, the performance TABLE I  POST GATE OXIDE DEPOSITION ANNEALING CONDITIONS. THE TEMPERATURE IN  THE SPLIT DESCRIPTION REFERS TO THE ANNEALING TEMPERATURE. THE  DEVICES INCLUDE CAPACITORS (CAP) AND THIN FILM TRANSISTORS (TFT'S) and reliability of the gate oxides is studied as a function of annealing temperature and ambient. It will be shown that the TFT performance can be significantly enhanced by rapid thermal annealing, with Ar or N O giving better results than O
II. EXPERIMENT
The experiments were performed on both TFT's fabricated on poly-Si substrate and MOS capacitors made on single crystal Si substrate. The MOS capacitors were formed on p-type Si substrate with LOCOS isolation. The gate oxide, 180Å thick, was deposited at 450 C by low pressure chemical vapor deposition (LPCVD) process using silane and oxygen. The oxides were then subjected to RTA at temperatures ranging from 700 to 950 C as described in Table I . The RTA at 800 C and below are applicable for AMLCD's and the RTA at 900 C and above are applicable for SRAM's. The oxidizing ambient resulted in interfacial oxide growth. The oxides annealed in furnace at 600 C (representing AMLCD processing) and 850 C (representing SRAM processing) were used as control samples. After the post oxidation annealing, in-situ doped n poly-Si gate electrode was deposited at 580 C and annealed at 600 C 0018-9383/99$10.00 © 1999 IEEE for 1 h. The forming gas anneal was done at 400 C for 45 min. The oxide thickness , interface-state density , and fixed oxide charge were measured using high frequency and quasistatic capacitance-voltage ( -) measurement techniques. The charge to breakdown was measured on 100 m 100 m capacitors. Silicon wafers with thermally grown SiO were used as starting substrates to fabricate self-aligned n poly-Si gate nand p-channel MOSFET's. A 1400-Å-thick Si channel layer was deposited at 550 C in amorphous form by LPCVD and crystallized at 600 C by annealing in Ar ambient for 24 h. The gate oxidation and annealing conditions are listed in Table I . The source/drain implant was done using boron for p-channel and phosphorus for n-channel TFT's. The dopants were activated at 600 C. After the completion of TFT fabrication, hydrogenation was performed by H ion implantation [9] . The implantation dose was 1 10 cm and the energy was 50 KeV with projected range inside the poly-Si gate. Implantation was followed by forming gas anneal at 375 C for 45 min, in order to diffuse the hydrogen into the channel region. The TFT parameters were extracted from current-voltage characteristics. The trap density in TFT's was measured using the charge pumping technique [10] . Fig. 1 shows the effect of rapid thermal anneal in O -Ar on initial and The starts decreasing starting at RTA of 700 C. However, the decrease in is not as significant. The effect of rapid thermal anneal on measured under constant gate current density of 10 mA/cm is shown in Fig. 2 . It can be seen that even a short 2 min anneal at 700 C results in a better distribution compared to a long 6 h anneal at 600 C, and a significant improvement in is seen at 900 C and above. We attribute this to the strengthening of the Si-O bonds in the oxide due to the viscoelastic relaxation [7] . Fig. 3 shows similar improvement in the for the oxide annealed in argon at 950 C using RTA. The annealing condition at 850 C for 20 min is typical of TFT processing for SRAM's. The RTA at 950 C for 2 min has a similar thermal budget from the point of view of dopant diffusion [4] ; however, it results in markedly improved This is probably due to the better viscoelastic relaxation which becomes noticeable at temperatures of 950 C and above [11] .
III. RESULTS AND DISCUSSION

A. Characterization of MOS Capacitors
The nitrous oxide anneal helps to incorporate nitrogen mainly at the substrate interface resulting in an oxinitride layer, which makes the oxide very robust under high field stressing [12] . The improved reliability is believed to be due to various reasons such as reduced interface stress, stronger Si-N bonds compared to Si-H bonds and the oxynitride layer acting as a barrier for hydrogen diffusion. Fig. 4 illustrates the presence of nitrogen in the oxide extracted from the secondary ion mass spectroscopy (SIMS) depth profiling. At 950 C, about 1 at.% of nitrogen is observed in the oxide. Most of the nitridation studies in thermal oxides are done at temperatures 950 C or above [12] . Here, it is shown that nitrous oxide anneal even at 600 C is capable of nitriding the oxide. This may be very useful in low temperature application such as AMLCD's. Fig. 5 shows the effect of annealing ambient on the gate injection and substrate injection distributions. The annealing was done at 950 C. The improvement in for O -Ar and Ar anneal are statistically identical. This is because O -Ar anneal results in higher compressive stress at the substrate interface due to the interfacial oxide growth. The strained bonds at this interface are easier to break by the energetic electrons. During gate injection, the substrate interface is the primary damage site [13] and hence the is lower. However, in the case of N O anneal, the interfacial oxidation takes place in presence of nitrogen, which incorporates nitrogen at the interface. The presence of nitrogen decreases the interfacial stress resulting in improved oxide reliability. We have used the FTIR spectroscopy technique to qualitatively measure the interface stress. In case of SiO there are three distinct peaks corresponding to the vibration of Si-O-Si bonds. The stretching vibrational mode gives a strong signal and has been used for microscopic structural study [14] . The peak stretching frequency is related to the angle at the vertex of Si-O-Si bond. In presence of interface compressive stress, the distance between the two Si atoms is decreased which in turn decreases the Si-O-Si bond angle
The higher the compressive stress the lower is the peak stretching frequency. [14] . From Fig. 6 , it can be seen that among the RTA annealed oxides, O -Ar ambient results in lower value of peak stretching frequency cm compared to Ar and N O ambients cm
The difference of 2 cm is significant, since the FTIR measurement is repeatable within cm Thus, the FTIR measurement clearly demonstrates that the deposited oxide annealed in pure oxidizing ambient has higher interface stress compared to Ar and N O ambient, thus making it vulnerable to oxide damage. The mechanism behind the lower for oxide with higher stress is shown in Fig. 7 . The electrons tunneling into the oxide, are accelerated by the electric field and gain kinetic energy measured with respect to oxide conduction band. The electrons in the oxide also undergo scattering with the lattice and lose energy. Thus, the electrons go through a series of scattering and acceleration events and eventually release their energy at the anode. This energy transfer to the interfacial layer can break the chemical bonds, creating the traps and eventually leading to the oxide breakdown. The interfacial transition layer is under compressive stress. The higher the stress, easier it is to break the bonds, and lower is the The bias temperature instability of the oxides is studied as a function of annealing condition. The change in interface state density after stress is shown in Fig. 8 . The bias temperature stress was done at 300 C for 10 min with an applied oxide field of 4 MV/cm. The instability is reduced after RTA at or above 900 C. Interestingly, is more for N O annealed oxides compared to other splits. This suggests that the oxide degradation mechanism under low field bias temperature stress could be different from high field constant current stressing. The bias temperature instability is caused by hydrogen induced trap creation [15] . The point defect structure study done by Yount and Lenahan [16] indicates that nitridation process can increase the Si-H bond lengths and weaken them. The increased in N O annealed oxides under bias temperature stress is consistent with this observation.
B. Characterization of Thin Film Transistors
The performance of n-and p-channel TFT's is significantly improved after RTA at 950 C as shown in Figs. 9 and 10 . For the n-channel TFT's, the field effect mobility, measured at V and V, is 25 cm /V-s for 600 C anneal, 28 cm /V-s for 850 C anneal and it increases to 37 cm /V-s for 950 C RTA. The higher drive current for 600 C anneal compared to 850 C anneal in Fig. 9 is due to slightly thinner oxide for 600 C case. Similarly for p-channel TFT's, the field effect mobility increases from 8 cm /V-s for 600 C and 850 C anneal, to 23 cm /V-s for RTA at 950 C. The effect of annealing ambient during RTA at 950 C on the characteristics of n-channel TFT's is shown in Fig. 11 . The O -Ar annealing ambient results in worse performance compared to Ar or N O annealing ambient. The mobility is 28 cm /V-s for O -Ar, 34 cm /V-s for N O and 37 cm /V-s for Ar annealing ambient. This result along with the result in Fig. 5 , clearly demonstrates that an oxidizing anneal is not the right choice from the point of view of both reliability of the gate oxide and the performance of TFT's. The TFT parameters for various annealing conditions are listed in Table II . The mobility calculation takes into account the difference in oxide thickness for various splits and is representative of the oxide interface quality.
The trap density in n-channel TFT's was measured using charge pumping technique [10] . In this technique, a high frequency pulse is applied to the gate of the transistor. When the pulse drives the transistor alternatively between inversion and accumulation, electrons and holes recombine at the traps and result in a recombination current at the substrate terminal [17] . In order to contact the channel region an additional mask was used before channel poly-Si deposition and the oxide was etched away in the channel region. This enabled the access of channel region through the Si substrate. Since p-type Si wafers were used, charge pumping measurement could be done only on n-channel TFT's. The charge pumping measurement was done by sweeping the gate pulse offset with a constant pulse amplitude of 4 V and frequency of 100 KHz. At the negative voltage extreme the TFT never goes into inversion and at the positive voltage extreme the TFT never goes into accumulation, thus resulting in a very small charge pumping current. When the TFT is driven between inversion and accumulation, the charge pumping current reaches a peak and its value is directly related to the trap density [17] (1) where peak charge pumping current, electron charge; pulse frequency; area of TFT; volume trap density; thickness of channel region. The trap density includes the contribution from interface states, grain boundary traps and intra-grain defects. From Fig. 12 it can be seen that a short RTA of gate oxide at 950 C reduces the trap density compared to 600 C and 850 C furnace anneal. Also at 950 C, Ar and N O anneal result in lower trap density compared to O -Ar annealing. This is consistent with the current-voltage -characteristics discussed earlier. The Ar anneal in general is superior to O - Table III .
The bias temperature instability is reduced by RTA as shown in Fig. 13 . The TFT's were stressed at 300 C for 10 min with an applied gate oxide field of 4 MV/cm. The characteristics before and after stress for 600 C and 950 C annealed gate oxide are shown in Fig. 13 . The subthreshold slope increases by 149 mV/decade (38% increase) for 600 C anneal whereas it increases only by 106 mV/dec (32% increase) for 950 C anneal.
IV. CONCLUSIONS
The effect of rapid thermal annealing on performance and reliability of the LPCVD gate oxide is characterized. The RTA is shown to increase the significantly compared to the furnace annealing at 600 C or 850 C. The N O annealing has been used to improve the reliability of the oxide by nitrogen incorporation in the oxide. The FTIR measurement is used to demonstrate the correlation between interface stress and Significant improvement in TFT performance is demonstrated using RTA. The RTA anneal results in lower trap density as measured from charge pumping technique. The bias temperature instability in TFT's could be reduced by RTA. We believe that the improvement in oxide quality as a result of RTA is related to viscoelastic relaxation and hydrogen out diffusion at higher temperature. It is shown that the pure oxygen annealing is not the right choice of ambient to anneal the gate oxide due to the interfacial oxidation. The physical stress associated with the interfacial oxide growth degrades the performance and reliability of the oxide. The Ar and N O anneal results in better TFT characteristics.
